Test DDR memory interconnect and evaluate quality of high-speed data signals

Screens out marginal defects, e.g. minor delays, crosstalk, missing ground, etc.

Tests for delays and other timing related faults

Evaluates data signals quality by building BER diagrams

Finds opens/shorts on memory interconnect lines

Provides extensive diagnostic information

Have a question? Don't hesitate to ask!